Silicon Formal Verification - Intern
(US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO
Engineering – Silicon Engineering /
Intern /
On-site
Positions are open for full-time and co-op/internship roles in the areas of formal verification of CPU, Fabric, and Accelerator design.
Responsibilities
- As a Formal Verification Intern, you will be involved in the formal verification of the architecture and microarchitecture of a high-performance RISC-V core, a coherent fabric, and an accelerator design. In this position, you will:
- Prove functional and security properties of the design, find design bugs
- Develop reusable and scalable proof techniques.
Requirements
- Experience with model checking/interactive theorem provers
- Coursework or experience in formal methods
- Knowledge of declarative programming language
Education and Experience
PhD, Master’s Degree, or Bachelor’s Degree in a technical subject area.
